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a b s t r a c t
Iterative arrays are one-dimensional arrays of interconnected interacting finite automata.
The cell at the origin is equipped with a one-way read-only input tape. We investigate
iterative arrays as acceptors for formal languages. In particular, we consider real-time
devices which are reversible on the core of computation, i.e., from initial configuration
to the configuration given by the time complexity. This property is called real-time
reversibility. It is shown that real-time reversible iterative arrays can simulate restricted
variants of stacks and queues. It turns out that real-time reversible iterative arrays are
strictly weaker than real-time reversible cellular automata. On the other hand, a non-
semilinear language is accepted. We show that real-time reversibility itself is not even
semidecidable, which extends the undecidability for cellular automata and contrasts with
the general case, where reversibility is decidable for one-dimensional devices. Moreover,
we prove the non-semidecidability of several other properties. Several closure properties
are also derived.
© 2009 Elsevier B.V. All rights reserved.
1. Introduction
Reversibility in the context of computing devices means that deterministic computations are also backward
deterministic. Roughly speaking, in a reversible device no information is lost and every configuration occurring in any
computation has atmost one predecessor. Many different formalmodels have been studied in connectionwith reversibility.
For example, reversible Turingmachines have been introduced in [3], where it is shown that any irreversible Turingmachine
can be simulated by a reversible one. With respect to the number of tapes and tape symbols the result is significantly
improved in [21]. On the opposite end of the automata hierarchy, reversibility in very simple devices, namely deterministic
finite automata, has been studied in [2] and [26].
Here we study linear arrays of identical copies of deterministic finite automata. The single nodes, except the node at the
origin, are homogeneously connected to both immediate neighbors. Moreover, they work synchronously at discrete time
steps. The distinguished cell at the origin, the communication cell, is equipped with a one-way read-only input tape. Such
devices are commonly called iterative arrays (IA). In connection with formal language recognition, IAs have been introduced
in [7]. In [9] a real-time acceptor for prime numbers has been constructed. A characterization of IAs of various types in terms
of restricted Turing machines and several results, in particular speed-up theorems, are given in [11]. Some recent results
concern infinite hierarchies beyond linear time [13] and between real time and linear time [6], hierarchies depending on
the amount of nondeterminism [5], and descriptional complexity issues [19]. Closely related to iterative arrays are cellular
automata (CA). The main difference is that cellular automata receive their input in parallel. That is, in our setting the input
is fed to the cells 0 to n − 1 in terms of states during a pre-initial step. There is no extra input tape. It is well known
that conventional real-time cellular automata are strictly more powerful than real-time iterative arrays [27]. Our particular
interest lies in reversible iterative arrays as acceptors for formal languages. An early result on general reversible CAs is the
possibility of making any CA, possibly irreversible, reversible by increasing the dimension. In detail, in [28] it is shown that
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any k-dimensional CA can be embedded into a (k + 1)-dimensional reversible CA. Again, this result has been significantly
improved by showing how to make irreversible one-dimensional CAs reversible without increasing the dimension [24].
A solution is presented which preserves the neighborhood but increases the time (O(n2) time for input length n).
Furthermore, it is known that even reversible one-dimensional one-way CAs are computationally universal [20,22].
Once a reversible computing device is under consideration, the natural question arises of whether reversibility is decidable.
For example, reversibility of a given deterministic finite automaton or of a given regular language is decidable [26]. For
cellular automata, injectivity of the global transition function is equivalent to the reversibility of the automaton. It is
shown in [1] that global reversibility is decidable for one-dimensional CAs, whereas the problem is undecidable for higher
dimensions [14]. Additional information on some aspects of CAs may be found in [15]. All of these results concern cellular
automata with unbounded configurations. Moreover, in order to obtain a reversible device the neighborhood as well as
the time complexity may be increased. In [8] it is shown that the neighborhood of a reverse CA is at most n − 1 when the
given reversible CA has n states. Additionally, this upper bound is shown to be tight. In connection with pattern recognition,
reversible two-dimensional partitioned cellular automata have been investigated in [23,25].
Here we consider iterative arrays that are reversible on the core of computation, i.e., from the initial configuration to
the configuration given by the time complexity. Our main interest is in fast computations, i.e., real-time computations.
Consequently, we call such devices real-time reversible. Recently, cellular automata have been investigated as regards this
aspect [17]. Here we continue this work. In particular, we want to know whether for a given real-time IA there exists a
reverse real-time IA with the same neighborhood. At first glance, such a setting should simplify matters. But quite the
contrary, we prove that real-time reversibility is not even semidecidable, which extends the undecidability for cellular
automata and contrasts with the general case, where reversibility is decidable for one-dimensional devices. Moreover, in
Section 5 we prove the non-semidecidability of several other properties. Several closure properties of the language families
in question are derived in Section 4,whereas Section 3 is devoted to the simulation of restricted variants of stacks and queues
by real-time reversible iterative arrays. It turns out that real-time reversible iterative arrays are strictly weaker than real-
time reversible cellular automata. The particularities in connection with reversibility are identified by an example which
deals with a non-semilinear language.
2. Real-time reversible iterative arrays
We denote the set of non-negative integers by N. The empty word is denoted by λ, and the reversal of a word w by wR.
For the length of w we write |w|. We use ⊆ for inclusions and ⊂ for strict inclusions. An iterative array is a semi-infinite
array of deterministic finite automata, sometimes called cells. Except for the leftmost automaton each one is connected
to both nearest neighbors. For convenience we identify the cells by their coordinates, i.e., by non-negative integers. The
distinguished leftmost cell at the origin is connected to its right neighbor and, additionally, equipped with a one-way read-
only input tape. At the outset of a computation the input is written with an infinite number of end-of-input symbols to the
right on the input tape, and all cells are in the so-called quiescent state. The finite automata work synchronously at discrete
time steps. The state transition of all cells but the communication cell depends on the current state of the cell itself and the
current states of its neighbors. The state transition of the communication cell additionally depends on the input symbol to be
read next. The head of the one-way input tape is moved at any step to the right. With an eye towards language recognition
the machines have no extra output tape but the states are partitioned into accepting and rejecting states.
Definition 1. An iterative array (IA) is a system 〈S, A, F , s0,C, δ, δ0〉 where S is the finite, nonempty set of cell states, A is
the finite, nonempty set of input symbols, F ⊆ S is the set of accepting states, s0 ∈ S is the quiescent state, C /∈ A is the
end-of-input symbol, δ0 : (A ∪ {C})× S2 → S is the local transition function for the communication cell, and δ : S3 → S is the
local transition function for non-communication cells satisfying δ(s0, s0, s0) = s0.
LetM be an IA. A configuration ofM at some time t ≥ 0 is a description of its global state which is a triple (w, p, ct),
where w ∈ A∗ is the input sequence, p ≥ 0 is the current head position, and ct : N→ S is a mapping that maps the single
cells to their current states. The configuration (w, 0, c0) at time 0 is defined by the inputwordw and themapping c0(i) = s0,
i ≥ 0 (Fig. 1), while subsequent configurations are chosen according to the global transition function∆: Let (w, p, ct), t ≥ 0,
be a configuration. Then its successor configuration (w, p+ 1, ct+1) is as follows:
(w, p+ 1, ct+1) = ∆
(
(w, p, ct)
)⇔ {ct+1(i) = δ(ct(i− 1), ct(i), ct(i+ 1)), i ≥ 1,
ct+1(0) = δ0
(
at , ct(0), ct(1)
)
wherew = a0a1 · · · an−1, and at = C if t ≥ n. Thus, the global transition function∆ is induced by δ and δ0.
A word is accepted by an IA if at some time during its course of computation the communication cell becomes accepting.
LetM = 〈S, A, F , s0,C, δ, δ0〉 be an IA. A wordw ∈ A∗ is accepted byM if there exists a time step i ≥ 1 such that ci(0) ∈ F .
L(M) = {w ∈ A∗ | w is accepted byM} is the language accepted byM. Let t : N → N, t(n) ≥ n + 1, be a mapping. If all
w ∈ L(M) are accepted with at most t(|w|) time steps, then L is said to be of time complexity t .
Now we turn to iterative arrays that are reversible on the core of computation, i.e., from the initial configuration to the
configuration given by the time complexity—consequently, we call them t-time reversible if the time complexity t is obeyed.
Reversibility is meant with respect to the possibility of stepping the computation back and forth. Due to the domain S3 and
the range S, obviously, the local transition function cannot be injective in general. But for reverse computation steps wemay
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Fig. 1. Initial configuration of an iterative array.
Fig. 2. Real-time IA accepting {an2b2n−1 | n ≥ 1} (left), not being reversible (middle), rejecting reversibly (right). Cells in the quiescent state are left blank.
utilize the informationwhich is available for the cells, that is, the states of their neighbors.Moreover, for reverse computation
steps the head of the input tape is always moved to the left. Therefore, the communication cell rereads the input symbol
which would have been read in a preceding forward computation step. So, for t-time reversible iterative arrays there must
exist reverse local transition functions.
For some mapping t : N → N let M = 〈S, A, F , s0,C, δ, δ0〉 be a t-time iterative array. Then M is defined to be t-
reversible (REV-IA) if there exist reverse local transition functions δR and δR0 such that ∆R(∆((w, i, ci))) = (w, i, ci), for all
configurations (w, i, ci) ofM, 0 ≤ i ≤ t(|w|)− 1. The global transition functions∆ and∆R are induced by δ, δ0 and δR, δR0 ,
respectively. For distinctness, we denote 〈S, A, F , s0,C, δR, δR0〉 byMR. The family of all languages that are accepted by some
REV-IA with time complexity t is denoted byLt(REV-IA). If t equals the function n+ 1, acceptance is said to be in real time,
and we writeLrt(REV-IA).
In order to introduce some of the particularities in connection with reversible language recognition we continue with
an example. The goal is to define a real-time REV-IA that accepts the non-context-free language {an2b2n−1 | n ≥ 1}, which
is not even semilinear. We start with a conventional iterative array. Basically, the idea is to recognize time steps which are
square numbers. To this end, assume that k cells of the array are marked at time k2. Then a signal can be emitted by the
communication cell. The signal moves through the marked area, extends it by one cell, and moves back again. So, the signal
arrives at the communication cell at time (k + 1)2. Finally, the number of bs is checked by sending another signal through
the marked area and back. Fig. 2 (left) shows an accepting computation. But the transition functions have to be extended in
order to reject words not belonging to the language. To this end, we consider possible errors and observe that all errors can
be detected by the communication cell. We identify the following errors: (1) the first input symbol is a b, (2) an a follows b,
(3) the number of as is not a square number, (4) the number of bs is insufficient, or (5) there are too many bs. Accordingly,
we provide rules to cope with these situations. An example of a rejecting computation is given in Fig. 2 (middle). Moreover,
in our current construction the whole computation may get frozen before time step n + 1, for inputs not belonging to the
language. Clearly, this implies non-reversibility. One reason is that for conventional computations we do not care about
rejecting computations, except for keeping them rejecting. Nor do we care about the part of the computation that cannot
influence the overall result, that is, the computation of cell i ≥ 1 after time step n+ 1− i, i.e., the area below the diagonal
starting from the lower left corner of the space-time diagram. For reversible computationswe do have to care about rejecting
computations as well as for computations in the area mentioned. The idea of our construction is to send a signal from left
to right which freezes the computation, whereby each cell passed through has to remember its current state. Clearly, this
idea does not work in general. Sometimesmuchmore complicated computations are necessary in order to obtain reversible
computations. The complete transition functions of a REV-IA accepting {an2b2n−1 | n ≥ 1} are presented in Fig. 3.
In order to conclude the construction we present the reverse local transition functions δR0 and δR in Fig. 4.
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Fig. 3. For convenience, δ(p, q, r) = s is written as pqr → s, and the same holds for δ0 . By x, z we denote arbitrary states. The two blocks of transition rules
at the left are for accepting computations. The third block provides rules for detecting that the input is of wrong format. The rules of the fourth block are
for the freezing error signal. An example for a reversible rejecting computation is given in Fig. 2 (right).
Fig. 4. By x, z we denote arbitrary states without superscript -. The rules presented are for any i ∈ {a, b} and j ∈ {a, b,C}.
3. Reversible simulation of data structures
We next want to explore the computational capacity of real-time REV-IAs. To this end, we first consider the data
structures stack and queue, and show that REV-IAs can simulate special variants thereof.We start with the stack. In detail, we
consider real-time deterministic pushdown automata accepting linear context-free languages. Moreover, the stack behavior
is restricted in such a way that in every step exactly one symbol is pushed onto or popped from the stack. For convenience,
we denote the family of languages accepted by such automata by DLR.
Theorem 2. Every language from DLR belongs to the familyLrt(REV-IA).
Proof. The principal idea is to simulate a stack by using the three-register technique described in [4]. The content of the
stack is stored in the first two registers and the third register is used as a buffer. Due to the fact that the given pushdown
automaton accepts a linear language, we know that there is at most one change between increasing and decreasing the
stack. Thus, the stack behavior can be described as a sequence of push operations followed by a sequence of pop operations
in which exactly one stack symbol is pushed or popped, respectively. An example of a computation is shown in Fig. 5. Cells
which represent an increasing stack or a decreasing stack are marked with the symbol ↑ or ↓, respectively. When the stack
changes from increasing to decreasing, a signal→ is sent to the right. With an eye towards reversibility, the communication
cell stores a popped symbol on an additional track, and this information is shifted to the right. Thus, the history of the stack
content is stored in the cells and can be reconstructed. Finally, the communication cell also simulates the state transition of
the pushdown automaton, and stores the states on an additional track which is also shifted to the right.
We now have to show that a computation as described above is reversible. Obviously, shifting to the right can be made
reversible by shifting to the left. The first phase of the computation (increasing stack height) is reversible, since in one step
exactly one symbol has to be shifted backwards through the three registers in all cells. The second phase of the computation
(decreasing stack height) consists of shifting the first register of each cell to the left. Thus, we obtain reversibility by shifting
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Fig. 5. Pushing (left) and popping (right) of ten pushdown symbols in real time. The left half of each cell contains the three registers for simulating the stack.
The first two registers of the right half are used to store the current state of the communication cell and the last popped stack symbol, respectively. The last
register indicates whether the stack is increasing (↑), decreasing (↓), or a switch takes place (→). The first entry of the stack is marked by underlining.
the first register of each cell to the right. The signal→ is sent to the right and forces each cell to switch from increasing to
decreasing. To achieve reversibility here, we send the signal to the left and observe that it meets the first entry of the stack
(which is marked suitably) in the rightmost cell, which carries stack symbols in its first registers. In the next time step, cells
with increasing stack height can be reconstructed. Finally, due to the history of states and stack contents, the communication
cell can always compute its predecessor state. 
Now we can utilize the simulation in order to derive particular languages belonging to the familyLrt(REV-IA).
Corollary 3. Every regular language belongs to the familyLrt(REV-IA).
Example 4. The languages {anbn | n ≥ 1} and {wccwR | w ∈ {a, b}+} are in DLR and thus belong toLrt(REV-IA).
Remark 5. The construction of Theorem 2 can be generalized to simulate real-time deterministic pushdown automata
acceptingmetalinear languages with the above-described stack behavior. Moreover, with similar techniques it is possible to
construct a real-time REV-IA which accepts the non-metalinear language {anbn | n ≥ 1}+. An example of a non-semilinear
language has been given in the previous section.
Like for the restricted stack behavior, we can show that real-time REV-IAs can simulate queues under certain conditions.
Lemma 6. Let Q be an empty queue which is filled by a number of in operations, and then emptied by a sequence of out
operations. Moreover, in every time step exactly one in or out operation is performed. Then Q can be simulated by a real-time
REV-IA.
Proof. The idea is again to simulate a queue by using the three-register technique. The content of the queue is stored in
the first two registers from left to right. The third register is used as a buffer which transports information to the end of the
queue, i.e., the first cell with an empty first or second register. Due to the assumption we know that the queue behavior
can be described as a sequence of in operations followed by a sequence of out operations. An example of a computation
is shown in Fig. 6. Cells which represent an increasing queue or a decreasing queue are marked with the symbol ↑ and ↓,
respectively. The switch from increasing to decreasing is indicated by a signal→, which is sent to the right. Again, in order
to preserve the history of the queue contents, the communication cell stores a removed symbol on an additional track, and
this information is shifted to the right.
It can be shown like in the proof of Theorem 2 that the above-described computation is reversible. The first phase and
second phase of the computationwhich simulate an increasing and decreasing queue, respectively, are easily observed to be
reversible. Due to the history of queue contents, the communication cell can always compute its predecessor state. Finally,
the signal→ is again reversible. When it meets the last entry of the queue (identified by the border symbol #), cells with
increasing queue are reconstructed step by step. 
Example 7. Consider the language L = {wcwc | w ∈ {a, b}+}. First, the input prefix wc is inserted into a queue. Then,
the content of the queue is removed step by step, whereby it is matched against the remaining input wc . Due to Lemma 6,
language L belongs to the familyLrt(REV-IA).
Remark 8. Again, the construction of Lemma 6 can be generalized in order to simulate iterated queues. Therefore, with
similar techniques a real-time REV-IA can be constructed which accepts the language {wcwc | w ∈ {a, b}+}+.
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Fig. 6. Insertion (left) and deletion (right) of ten queue symbols in real time. The left half of each cell contains the three registers for simulating the queue.
The second register of the right half is used to store the last removed symbol. The last register indicates whether the queue is increasing (↑), decreasing
(↓), or a switch takes place (→). The last inserted symbol is followed by a special border symbol #.
Once the stack and queue simulation principle is known, the previous examples are straightforward. But nevertheless,
it seems that the simulations mark a sharp boundary between what we can do and cannot do. The restrictions on the data
structures seem to be very natural, since in [16] it has been shown that there is a deterministic, linear context-free language
not accepted by any conventional real-time iterative array.
Related to iterative arrays are cellular automata. Basically, the difference is that cellular automata receive their input in
parallel. That is, in our setting the input is fed to the cells 0 to n − 1 in terms of states during a pre-initial step. There is
no extra input tape. It is well known, and one of the fundamental results, that conventional real-time cellular automata are
strictly more powerful than real-time iterative arrays [27]. In [17] reversible language recognition by cellular automata is
investigated. The next theorem establishes a reversible relationship equal to the relationship in the conventional case.
Theorem 9. The family Lrt(REV-IA) is properly included in the family of languages accepted by real-time reversible cellular
automata.
Proof. We sketch the construction of a real-time reversible cellular automatonM which accepts the deterministic, linear
context-free language Ld = {$xk$ · · · $x1#y1$ · · · $yk$ | 1 ≤ k, xRi = yizi, xi, yi, zi ∈ {a, b}∗, 1 ≤ i ≤ k} that is not accepted
by any conventional real-time iterative array [16].
AutomatonM uses four tracks (cf. Fig. 7). On the fourth track, the unchanged input is kept. On the second track, basically,
the input is shifted to the left. The symbols shifted out of the leftmost cell are stored on the first track which, in turn, is
successively shifted to the right. So, no input symbol of the second track gets lost.
The recognition is controlled on the second and third tracks. To this end, the third track is initially filled with • symbols.
Every cell passed through by the # symbol possibly needs to be compared with a mate. This is indicated by deleting the •.
Now, cells with empty third register wait for the next symbol which is shifted to the left on the second track. If this is a
matching mate, that is, it is the same symbol as stored in the fourth register, then the symbol is removed from the second
register and stored in the third register. If the incoming symbol is a $, the comparison of the current subword is completed,
a symbol + is stored in the third register, and the $ continues to move to the left until it reaches a cell with a matching $.
Finally, at the beginning of the shifting a permanent symbol X is generated in the rightmost cell which propagates to the
right as long as all comparisons are successful. Otherwise, a symbol — is propagated instead, which indicates an error. So, the
input is accepted if and only if the checkmark reaches the leftmost cell. Taking a closer look at the construction immediately
shows thatM is real-time reversible. 
4. Closure properties
The technique for sending a signal that freezes the computation in order to maintain reversibility in certain situations
yields the closure of the family in question under Boolean operations. A family of languages is said to be effectively closed
under some operation if the result of the operation can be constructed from the given language(s).
Lemma 10. The familyLrt(REV-IA) is effectively closed under the Boolean operations complementation, union, and intersection.
Proof. A real-time REV-IA accepts an input if and only if the communication cell becomes accepting at any time during
the computation. Once this happens, a freezing signal can be sent. So, the communication cell remembers forever that
it has accepted. Next, we provide a copy of the non-accepting states, and modify the transition function δ0 such that it
changes to the corresponding new state if and only if the end-of-input symbol appears and the computation is not accepting.
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Fig. 7. Example computation of a real-time reversible cellular automaton accepting {$xk$ · · · $x1#y1$ · · · $yk$ | 1 ≤ k, xRi = yizi, xi, yi, zi ∈ {a, b}∗, 1 ≤
i ≤ k}.
The real-time REV-IA is still reversible. Moreover, it accepts if and only if the state of the communication cell is accepting at
time n+ 1, and it rejects if and only if the state of the communication cell is a copied one at time n+ 1. Simply defining the
copied states to be accepting states shows the effective closure under complementation.
The closure under union and intersection follows by the well-known two-track technique. When two reversible
computations are performed separately on different tracks, clearly, the whole computation is reversible, too. The
interpretation of the states of the communication cell on both tracks at time n+ 1 yields the closures. 
Next, we want to show closure under inverse homomorphism. We start with some preliminaries.
Let A and B be two alphabets. The shuffle of two words x ∈ A∗ and y ∈ B∗ is xX y = {x1y1 . . . xkyk | x = x1 . . . xk, y =
y1 . . . yk, 1 ≤ i ≤ k, k ≥ 1}. The shuffle of two languages L ⊆ A∗ and L′ ⊆ B∗ is defined as LX L′ = {xX y | x ∈ L and y ∈ L′}.
Lemma 11. Let A and B be two disjoint alphabets. If L ⊆ A∗ is accepted by a real-time REV-IA, then LX B∗ is accepted by a
real-time REV-IA as well.
Proof. Let L be accepted by a real-time REV-IAM. The main idea for the construction of a real-time REV-IAM′ for LX B∗
is to simulateM and to ignore input symbols from B. To this end,M′ uses two tracks. Whenever a symbol from B is read
the computation has to be frozen. This behavior is realized in the communication cell by marking the current state ofM
in its first track suitably, e.g., by putting a bar on it. To keep the computation synchronized all remaining cells must also
freeze their computations for one time step. This is realized by sending the freezing signal withmaximum speed to the right
which forces each cell to change to a barred state. Whenever some cell simulates a computational step ofM, its predecessor
state is stored in its second component. This gives every cell enough information to restart the simulation whenever some
input symbol from A is processed. An example computation is shown in Fig. 8. It can be observed thatM′ accepts LX B∗.
Furthermore, sinceM is real-time reversible and the freezing signals can be implemented reversibly, we may conclude that
M′ is real-time reversible. 
Lemma 12. The familyLrt(REV-IA) is closed under inverse homomorphism.
Proof. LetM be a real-time REV-IA accepting a language L ⊆ A∗, h : A→ B∗ be a homomorphism and letm = max{|h(a)| |
a ∈ A} be the maximum length of images of h. We now construct an IA which is allowed to make λ-transitions, i.e., it
is allowed to make a computational step without reading an input symbol. An IA M′ works as follows on input a ∈ A.
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Fig. 8. Reversible implementation of Lemma 11. Frozen cells are marked by barred states and a shaded background.
If h(a) 6= λ,M′ simulatesM on input h(a). This can be realized with |h(a)|−1 additional λ-transitions after reading a. Then,
the communication cell ofM′ sends inm− |h(a)| subsequent time stepsm− |h(a)| freezing signals to the right according
to the construction of Lemma 11. If h(a) = λ, then the communication cell ofM′ sends inm time stepsm freezing signals to
the right. The accepting states ofM′ are those ofM. It can be observed that L(M′) = h−1(L) and thatM′ is reversible, since
M is real-time reversible and the construction of Lemma 11 preserves reversibility. Furthermore,M′ makes exactly m− 1
λ-transitions after reading an input symbol. By groupingm cells into one cell, we obtain an equivalent real-time IA which is
in addition real-time reversible, since grouping does not affect the reversibility of the IA. 
Lemma 13. The familyLrt(REV-IA) is closed under marked concatenation and right concatenation with regular languages.
Proof. To show closure under marked concatenation, consider two languages L1, L2 ∈ Lrt(REV-IA) and some separating
symbol &. Let L1 and L2 be accepted by real-time REV-IAsM1 andM2. In order to construct a real-time REV-IAM accepting
L1&L2, we considerM to have two tracks, and start by simulatingM1 on the first track.When reading the separating symbol,
some signal is sent to the right withmaximum speedwhich freezes the computation on the first track. In the next time step,
the simulation ofM2 is started on the second track. SinceM1 andM2 are real-time reversible and the freezing signal can be
implemented reversibly, we obtain L1&L2 ∈ Lrt(REV-IA).
Basically, the classical construction for accepting the right concatenation of some language L with a regular language
R is as follows. All cells simulate the acceptor for L. In addition, the communication cell has a second register which is
used to simulate several instances of a deterministic finite automaton A accepting R. Whenever the acceptor for L is in an
accepting state, a new instance of A is started. Clearly, by the powerset construction all possible instances can be simulated
deterministically in parallel.
In order to simulate this behavior reversibly, all cells use two registers. At every time step, the communication cell sends
current states of A as a signal to the right. Obviously, this behavior is reversible and allows one to restore all information in
the communication cell. Thus, the familyLrt(REV-IA) is closed under right concatenation with regular languages. 
We derive further closure properties using the above-mentioned language Ld = {$xk$ · · · $x1#y1$ · · · $yk$ | 1 ≤ k, xRi =
yizi, xi, yi, zi ∈ {a, b}∗, 1 ≤ i ≤ k} which is known to be not acceptable by any conventional real-time iterative array
(cf. [16]).
Lemma 14. The family Lrt(REV-IA) is not closed under reversal, left concatenation with regular languages, and λ-free
homomorphism.
Proof. Since Ld does not belong to Lrt(IA), it does not belong to the family Lrt(REV-IA), either. On the other hand, the
reversal LRd belongs to DLR. By Theorem 2 we obtain L
R
d ∈ Lrt(REV-IA) and, thus,Lrt(REV-IA) is not closed under reversal.
In contrast to the assertion assume that Lrt(REV-IA) is closed under left concatenation with regular languages. The
language L1 = {$x(${a, b}+)k#$ky$ | 1 ≤ k, xR = yz, x, y, z ∈ {a, b}∗} clearly belongs to DLR and, thus, to Lrt(REV-IA).
Language L2 = (${a, b}+)∗ is regular and, therefore, accepted by some real-time REV-IA, too. Due to the assumption
L3 = L2L1$∗ belongs also toLrt(REV-IA). Next, language L4 = {(${a, b}+)k#({a, b}∗$)k | 1 ≤ k} belongs to DLR and therefore
it is accepted by some real-time REV-IA. Finally, we obtain L5 = L3 ∩ L4 ∈ Lrt(REV-IA) from the closure under intersection.
But language L5 ⊂ L contains the words used to show Ld /∈ Lrt(IA). We conclude that L5 /∈ Lrt(REV-IA), a contradiction.
Next, by way of contradiction we assume that Lrt(REV-IA) is closed under λ-free homomorphism. Consider the regular
language L′2 = (${a, b}+)∗${a, b}∗. Let & be a new alphabet symbol. By Lemma 13 we obtain that L′3 = L′2&L1$∗ belongs
to Lrt(REV-IA). Consider two λ-free homomorphisms ha and hb mapping from {a, b, $, #, &} to {a, b, $, #}. We define
ha(&) = a, hb(&) = b, and, for u ∈ {a, b, $, #}, ha(u) = hb(u) = u. Since Lrt(REV-IA) is closed under union by
Lemma 10 and closed under λ-free homomorphisms by assumption, we obtain L1$∗ ∪ ha(L′3)∪ hb(L′3) ∈ Lrt(REV-IA). Since
L1$∗ ∪ ha(L′3) ∪ hb(L′3) = L3, we obtain L3 ∈ Lrt(REV-IA) which leads to a contradiction analogous to that of the proof of
non-closure under left concatenation with regular sets. 
5. Decidability questions
Now we turn to exploring undecidable properties for real-time REV-IAs. To this end, we consider valid computations of
Turingmachines [10]. Roughly speaking, these are histories of accepting Turingmachine computations. It suffices to consider
deterministic Turing machines with a single tape and a single read–write head. Without loss of generality and for technical
reasons, one can assume that any accepting computation has at least three and, in general, an oddnumber of steps. Therefore,
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it is represented by an even number of configurations. Moreover, it is assumed that the Turing machine cannot print blanks,
and that a configuration is halting if and only if it is accepting. The language accepted by some machine M is denoted
by L(M).
Let S be the state set of some Turing machineM, where s0 is the initial state, T ∩ S = ∅ is the tape alphabet containing
the blank symbol, A ⊂ T is the input alphabet, and F ⊆ S is the set of accepting states. Then a configuration ofM can be
written as a word of the form T ∗ST ∗ such that t1 · · · tisti+1 · · · tn is used to express thatM is in state s, scanning tape symbol
ti+1, and t1 to tn is the support of the tape inscription. The set of valid computations VALC(M) is now defined to be the set
of words of the formw1####w2#### · · · ####w2m####, wherem ≥ 2, # /∈ T ∪ S,wi ∈ T ∗ST ∗ are configurations ofM,w1
is an initial configuration of the form s0A∗, w2m is an accepting configuration of the form T ∗FT ∗, and wi+1 is the successor
configuration of wi, with 0 ≤ i ≤ 2m− 1. The set of invalid computations INVALC(M) is the complement of VALC(M)with
respect to the alphabet {#} ∪ T ∪ S. The following lemma is the key tool for proving undecidability properties for real-time
REV-IAs.
Lemma 15. LetM be a Turing machine. Then the set VALC(M) can be represented as the intersection of two languages from
Lrt(REV-IA).
Proof. Let L3 be the language {y####z#### | z is successor of y}. Then VALC(M) is equal to the intersection L1 ∩ L2, where
L1 = L+3 and L2 = s0A∗####L∗3T ∗FT ∗####. We first describe how L3 can be accepted by a real-time REV-IA. The principal
idea is to read y, to compute its successor configuration y′, and to store y′ in a queueQ. Then y′ is matched against the input
z. If y′ = z, then the input is accepted, and otherwise it is rejected. To compute y′ from y, we consider the four possible steps
ofM: (1) ZqX is replaced by pZY ifM writes Y and moves the head to the left, (2) Zq# is replaced by pZY# ifM writes Y ,
extending the support of the configuration at the right, andmoves the head to the left, (3) qX is replaced by Yp ifMwrites Y
and moves the head to the right, (4) q# is replaced by Yp# ifM writes Y , extending the support of the configuration at the
left, andmoves the head to the right. Thus, a string of length atmost 3 is replaced by some string of length atmost 4. SinceM
is deterministic, we know which of the above four cases applies. We add to the communication cell two buffers (buffer1,
buffer2) of length 3 and 4, respectively. Now, the input is read and the first three input symbols are written into buffer1.
Any next input symbol is written into the third place of buffer1 and the contents of the third and second place are shifted
to the second and first place, respectively. The content of the first place is inserted into the queue. If buffer1 contains
some triple to which δ can be applied, we write the result of the replacement into buffer2. While reading the next input
symbols, the first place of buffer2 is inserted into the queue, all other places are shifted to the left, and the last read input
symbol is written into the rightmost place of buffer2. It should be remarked that the handling of buffer2 is depending
on which case has to be simulated. If the fourth symbol # is read, we start to empty the queue and match the input with
the queue. We observe that after filling buffer1within the first three time steps, there is exactly one in or out operation
in Q. Due to Lemma 6, we know that Q can be implemented reversibly. Finally, since the management of the buffers and
the checking of the correct format take place in the communication cell only, the computation can be made reversible by
storing a ‘‘protocol’’ of their states on an additional track similar to the construction in Theorem 2. Thus, we obtain that
L3 ∈ Lrt(REV-IA). By a simple extension of the queue simulation we obtain L1 = L+3 ∈ Lrt(REV-IA).
To accept L2, we consider the above-constructed IA and check in the communication cell whether the input starts with
a string of the form s0A∗####. If so, the simulation of the queue is started. Otherwise, the input is rejected. To check that
the input has a suffix of the form T ∗FT ∗####, we implement a deterministic finite automaton A in the communication
cell, which starts after every substring #### to check whether the next input is of the form T ∗FT ∗####. If the end-of-input
symbol is read andA is in an accepting state, then the input is accepted, and otherwise it is rejected. 
From the closure ofLrt(REV-IA) under intersection we obtain the following corollary.
Corollary 16. LetM be a Turing machine. Then the set VALC(M) belongs to the familyLrt(REV-IA).
Now we are prepared to gather undecidability results. In fact, we obtain not even semidecidability.
Theorem 17. Emptiness, finiteness, infiniteness, universality, inclusion, equivalence, regularity, and context-freedom are not
semidecidable for real-time REV-IAs.
Proof. LetM be a Turingmachine. By simple pumping arguments it can be shown that VALC(M) is context-free if and only if
M accepts a finite set. The finiteness problem of Turing machines is known to be not semidecidable. If, e.g., regularity were
semidecidable for real-time REV-IAs, then we could semidecide whether a real-time REV-IA accepting VALC(M) accepts
a regular language. Thus, we could semidecide the finiteness of Turing machines which is a contradiction. Similarly, the
problems of emptiness, finiteness, inclusion, equivalence, and context-freedom can be proven to be not semidecidable for
real-time REV-IAs. If VALC(M) is infinite, thenM accepts an infinite set. Thus, infiniteness is also not semidecidable. Since
Lrt(REV-IA) is closed under complementation, universality is not semidecidable as well. 
It is shown in [18] that there cannot exist pumping lemmas or minimization algorithms for cellular automata. The proofs
rely on the fact that infiniteness and emptiness are not semidecidable for cellular automata. Thus, we immediately obtain
the following two statements.
Corollary 18. The familyLrt(REV-IA) and each language family containingLrt(REV-IA) do not possess a pumping lemma.
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Corollary 19. For real-timeREV-IAs there is nominimization algorithm converting an arbitrary real-timeREV-IA to an equivalent
real-time REV-IA which has a minimal number of states.
Finally, we prove that real-time reversibility itself is not semidecidable.
Theorem 20. LetM be a real-time IA. It is not semidecidable whether or notM is real-time reversible.
Proof. LetM′ be a real-time REV-IA. We consider a real-time IAM′′ accepting the language
{w##va4(|w|+2) | w ∈ L(M′), v = λ if |w| is even, and v = #a4 if |w| is odd},
where a and # are new alphabet symbols. We show thatM′′ is reversible if and only if L(M′) is empty. Since emptiness is
not semidecidable for real-time reversible IAs, we obtain that reversibility is not semidecidable for real-time IAs.
The construction ofM′′ may be sketched as follows. We consider four tracks. The correct input format is checked in the
communication cell. On the first track the correct number of as is verified. To this end, all input symbols up to the first a
are stored in a queue which uses n = (|w| + 2)/2 cells. In detail, we implement four copies of an empty queue (queue1,
. . . ,queue4) and insert all incoming symbols into queue1. When reading the first awe start to empty queue1 and insert all
deleted symbols from queue1 into queue2. When queue1 is empty, we start to empty queue2 and insert the symbols into
queue3. Then, queue3 is copied into queue4 and finally queue4 is emptied. When reading the end-of-input symbol we
know whether the number of as is correct, and can accept or reject. Clearly, the computation on the first track is reversible.
The second track is used to store the inputw##withw = a1a2 . . . a|w| in a stack. Observe that a1 arrives in cell n− 1 at
time |w| + 2 + n. Subsequently, the simulation ofM′ is started on the third track from right to left, i.e., cell n − 1 serves
as the communication cell which gets its input from the stack stored on the second track. Additionally, two cells ofM′ are
packed into one cell of the third track. Observe that the simulation takes time |w| + 1 and that we can decide after at most
2|w| + 3 + n time steps in cell n − 1 whether or not the input w is accepted inM′. We want to achieve that cell n − 1
accepts or rejects after exactly 2(|w|+2)+n time steps. This can be realized reversibly by using techniques similar to those
in Lemma 10. Thus, we can observe that the computation on the second and third track is reversible, because a stack can be
simulated reversibly andM′ is reversible.
If w is accepted, then we send a signal with speed 1/5 to the left which causes each cell to enter some new permanent
state g . Obviously, g erases any information from the cells. The communication cell changes to state g at time 5(|w| + 2). If
the input has the correct format and the correct number of as, then we accept the input, and we reject it in all other cases.
Thus,w ∈ L(M′) results in an accepting, non-reversible computation ofM′′.
When the first a is read, a reversible version of the Firing Squad Synchronization Problem (FSSP) according to the
construction given in [12] is started on the fourth track. At time 2(|w| + 2)+ n the cells 0, . . . , n− 1 are synchronized and
change synchronously to some states which preserve the current contents of their second and third tracks. On the fourth
track the reverse FSSP is started. So, the whole computation is reversible as long as no state g occurs. Thus, w 6∈ L(M′)
results in a non-accepting, reversible computation ofM′′. Altogether, we obtain thatM′′ is reversible if and only if L(M′) is
empty. 
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